

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Keiichiro KATA et al.
Title: PROCESS FOR MANUFACTURING
SEMICONDUCTOR DEVICE AND
SEMICONDUCTOR WAFER
Appl. No.: **REISSUE** of 5,844,304 filed
September 25, 1995
Examiner: TBD
Art Unit: TBD

INFORMATION DISCLOSURE STATEMENT
UNDER 37 C.F.R. §1.56

Commissioner for Patents
Box REISSUE
Washington, D.C. 20231

Sir:

Submitted herewith on Form PTO/SB/08 is a listing of documents known to Applicants in order to comply with Applicants' duty of disclosure pursuant to 37 C.F.R. § 1.56. A copy of each listed document is being submitted to comply with the provisions of 37 C.F.R. § 1.97 and § 1.98.

The submission of any document herewith, which is not a statutory bar, is not intended as an admission that such document constitutes prior art against the claims of the present application or that such document is considered material to patentability as defined in 37 CFR §1.56(b). Applicants do not waive any rights to take any action which would be appropriate to antedate or otherwise remove as a competent reference any document which is determined to be a *prima facie* art reference against the claims of the present application.

TIMING OF THE DISCLOSURE

The listed documents are being submitted in compliance with 37 CFR § 1.97(b), within three (3) months of the filing date of the application.

RELEVANCE OF EACH DOCUMENT

An English translation of the foreign-language document 3 is not readily available. However, the absence of such translation does not relieve the PTO from its duty to consider the submitted foreign language document (37 CFR § 1.98 and MPEP § 608). English abstracts are attached for document 3. However, the English abstract from www.delphion.com was provided to applicants by a third party, and thus applicants do not attest to the veracity of this abstract. This document relates to “Electrolytic Plating for Bump Electrode for Integrated Circuit Device”.

An English translation of the foreign-language document 4 is provided. This English translation, however, was provided to applicants by a third party, and applicants thus do not attest to the veracity of the translation. However, the absence of such verified translation does not relieve the PTO from its duty to consider the submitted foreign language document (37 CFR § 1.98 and MPEP § 608). English abstracts are also attached for document 4. This document relates to “Method for Manufacturing Semiconductor Device”.

Applicants respectfully request that any listed document be considered by the Examiner and be made of record in the present application and that an initialed copy of Form PTO/SB/08 be returned in accordance with MPEP § 609.


The Commissioner is hereby authorized to charge any additional fees which may be required regarding this application under 37 CFR §§ 1.16-1.17, or credit any overpayment, to Deposit Account No. 19-0741. Should no proper payment be enclosed herewith, as by a check being in the wrong amount, unsigned, post-dated, otherwise improper or informal or even entirely missing, the Commissioner is authorized to charge the unpaid amount to Deposit Account No. 19-0741.

Respectfully submitted,

Date

8/22/03

By



John J. Feldhaus
Attorney for Applicant
Registration No. 28,822

FOLEY & LARDNER
Customer Number: 22428



22428

PATENT TRADEMARK OFFICE

Telephone: (202) 672-5403
Facsimile: (202) 672-5399

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT Date Submitted: August 22, 2003			Complete if Known		
			Application Number	Reissue of 5,844,304 issued December 1, 1998	
			Filing Date		
			First Named Inventor	Keiichiro Kata	
			Group Art Unit	2503 (suggested)	
			Attorney Docket Number	069974-0143	
Sheet	1	of	1		

U.S. PATENT DOCUMENTS								
Examiner Initials*	Cite No. ¹	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear		
		Number	Kind Code ² (if known)					
	1	3,760,238		Hamer et al	09/18/1973			
	2	5,289,038		Amano	02/22/1994			
FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Cite No. ¹	Foreign Patent Document			Name of Patentee or Applicant of Cited Documents	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶
		Office ³	Number ⁴	Kind Code ⁵ (if known)				
	3		JP 05-121413		Hisashi	05/18/1993		
	4		JP 52-087983		Miyamoto	07/22/1977		
NON PATENT LITERATURE DOCUMENTS								
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.						T ⁶

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, PO Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, PO Box 1450, Alexandria, Virginia 22313-1450.